

## ■ Features

- High Power GaN HEMT for DC to 3.5GHz
- High Power: 67W @ 3.5GHz
- High Efficiency: 60% @ 3.5GHz
- Broad Band Operation
- Small Flangeless Package



## ■ Description

Sumitomo Electric's GaN-HEMT SGCB056M1H-R offers high power, high efficiency, ease of matching and greater consistency for DC to 3.5GHz Radar applications with 50V operation. SGCB056M1H-R is suitable for broadband applications.

### ABSOLUTE MAXIMUM RATING (Case Temperature T<sub>c</sub>=25 deg.C)

Item	Symbol	Rating	Unit
Operating Voltage	V <sub>DS</sub>	55	V
Drain-Source Voltage	V <sub>DS</sub>	160 @ V <sub>GS</sub> -8V	V
Gate-Source Voltage	V <sub>GS</sub>	-15	V
Storage Temperature	T <sub>stg</sub>	-55 to +125	deg.C
Channel Temperature	T <sub>ch</sub>	+250	deg.C

### RECOMMENDED OPERATING CONDITION

Item	Symbol	Condition	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>		<=50	V
Forward Gate Current	I <sub>GF</sub>	R <sub>g</sub> =51ohm	<=30.8	mA
Reverse Gate Current	I <sub>GR</sub>	R <sub>g</sub> =51ohm	<=-2.2	mA
Channel Temperature	T <sub>ch</sub>		<=200	deg.C
Output Power	P <sub>out</sub>		<=P5dB	dBm

### ELECTRICAL CHARACTERISTICS (Case Temperature T<sub>c</sub>=25 deg.C)


Item	Symbol	Condition	Limit			Unit
			Min.	Typ.	Max.	
Pinch-off Voltage	V <sub>p</sub>	V <sub>DS</sub> =50V, I <sub>DS</sub> =8.8mA	-3.45	-	-2.45	V
Output Power	P <sub>out</sub>	V <sub>DS</sub> =50V, I <sub>DS(DC)</sub> =130mA,	47.5	48.3	-	dBm
Drain Efficiency	DE	Pin=36dBm,	-	60	-	%
Power Gain	G <sub>p</sub>	f=3.5GHz,	11.5	12.3	-	dB
Load Mismatch Ruggedness	VSWR	PW=200μsec, Duty=10%	-	10:1	-	dB
Thermal Resistance	R <sub>th</sub>	Channel to Case at 50W P <sub>DC</sub>	-	2.2	2.64	deg.C/W

Case Style	M1H
RoHS Compliance	YES
ESD (*1)	Class 1C (1000v to < 2000v)


(\*1) Based on ANSI/ESDA/JEDEC JS-001 (C=100pF, R=1.5kohm)

**RF Characteristics**
**Output Power, Drain Efficiency vs. Input Power**


$f=3.5\text{GHz}$ ,  $V_{DS}=50\text{V}$ ,  $I_{DS(DC)}=0.13\text{A}$   
 $PW=200\mu\text{sec.}$ , Duty=10%


**Output Power, Drain Efficiency vs. Input Power by Drain Voltage**


$f=3.5\text{GHz}$ ,  $I_{DS(DC)}=0.13\text{A}$   
 $PW=200\mu\text{sec.}$ , Duty=10%


**Output Power, Drain Efficiency vs. Input Power by Drain Current**


$f=3.5\text{GHz}$ ,  $V_{DS}=50\text{V}$   
 $PW=200\mu\text{sec.}$ , Duty=10%


**Output Power, Drain Efficiency vs. Input Power by case temperature**


$f=3.5\text{GHz}$ ,  $V_{DS}=50\text{V}$ ,  $I_{DS(DC)}=0.13\text{A}$   
 $PW=200\mu\text{sec.}$ , Duty=10%



■ Thermal Characteristics In Pulsed Operation



■ Matching circuit example for 3.1 to 3.5GHz




Part	Description
C1,C3,C4,C7	10pF Chip Capacitor
C2,C5	1000pF Chip Capacitor
C6	4.7μF Chip Capacitor
C8	470μF 80V Electrolytic Capacitor
R1	51Ω 1/2W Chip Resistor
PCB	t=0.8mm, εr=3.5,Cu thickness=18μm

Note) DXF file of this PCB is available.

### ■ Electrical characteristics (Using the matching circuit on page 4)

#### Output Power vs. Frequency


$V_{DS}=50V$ ,  $I_{DS(DC)}=0.13A$   
 $PW=200\mu\text{sec.}$ , Duty=10%



— Pin=24dBm — Pin=26dBm — Pin=28dBm  
 — Pin=30dBm — Pin=32dBm — Pin=34dBm  
 — Pin=36dBm


#### Output Power, Drain Efficiency vs. Input Power

$V_{DS}=50V$ ,  $I_{DS(DC)}=0.13A$   
 $PW=200\mu\text{sec.}$ , Duty=10%




#### Drain current, Gate Current vs. Input Power

$V_{DS}=50V$ ,  $I_{DS(DC)}=0.13A$   
 $PW=200\mu\text{sec.}$ , Duty=10%




#### Gain vs. Output Power

$V_{DS}=50V$ ,  $I_{DS(DC)}=0.13A$   
 $PW=200\mu\text{sec.}$ , Duty=10%




**■ Electrical characteristics (Using the matching circuit on page 4)**
**Output Power vs. Input Power  
By case temperature**


$f=3.3\text{GHz}$ ,  $V_{DS}=50\text{V}$ ,  $I_{DS(DC)}=0.13\text{A}$   
 $PW=200\mu\text{sec.}$ , Duty=10%


**Drain Efficiency vs. Input Power  
By case temperature**


$f=3.3\text{GHz}$ ,  $V_{DS}=50\text{V}$ ,  $I_{DS(DC)}=0.13\text{A}$   
 $PW=200\mu\text{sec.}$ , Duty=10%


**Gain vs. Output Power  
by case temperature**

$f=3.3\text{GHz}$ ,  $V_{DS}=50\text{V}$ ,  $I_{DS(DC)}=0.13\text{A}$   
 $PW=200\mu\text{sec.}$ , Duty=10%



**Gate Current vs. Input Power  
by case temperature**

$f=3.3\text{GHz}$ ,  $V_{DS}=50\text{V}$ ,  $I_{DS(DC)}=0.13\text{A}$   
 $PW=200\mu\text{sec.}$ , Duty=10%







Note)  $V_{GS}$  is fixed at the set value of  $I_{DS(DC)}$  @  $T_c = +25\text{deg.C}$

■ Matching circuit example for 2.7 to 3.1GHz




Part	Description
C1,C3,C4,C7	10pF Chip Capacitor
C2,C5	1000pF Chip Capacitor
C6	4.7µF Chip Capacitor
C8	470µF 80V Electrolytic Capacitor
R1	51Ω 1/2W Chip Resistor
PCB	t=0.8mm, εr=3.5, Cu thickness=18µm

Note) DXF file of this PCB is available.





**■ Electrical characteristics (Using the matching circuit on page 7)**
**Output Power vs. Frequency**
 $V_{DS}=50V, I_{DS(DC)}=0.13A$   
 $PW=200\mu\text{sec.}, \text{Duty}=10\%$ 

**Output Power, Drain Efficiency vs. Input Power**
 $V_{DS}=50V, I_{DS(DC)}=0.13A$   
 $PW=200\mu\text{sec.}, \text{Duty}=10\%$ 

**Drain current, Gate Current vs. Input Power**
 $V_{DS}=50V, I_{DS(DC)}=0.13A$   
 $PW=200\mu\text{sec.}, \text{Duty}=10\%$ 

**Gain vs. Output Power**
 $V_{DS}=50V, I_{DS(DC)}=0.13A$   
 $PW=200\mu\text{sec.}, \text{Duty}=10\%$ 


■ Matching circuit example for 1.2 to 1.4GHz




Part	Description
C1,C7,C9	1000pF Chip Capacitor
C2,C3,C6,C10	20pF Chip Capacitor
C4	2.7pF Chip Capacitor
C5	10pF Chip Capacitor
C8	0.22 $\mu$ F Chip Capacitor
C11	470 $\mu$ F 80V Electrolytic Capacitor
R1	3 $\Omega$ Chip Resistor
R2	51 $\Omega$ Chip Resistor
R3	10 $\Omega$ Chip Resistor
PCB	t=1.27mm, $\epsilon$ r=10.2, Cu thickness=18 $\mu$ m

**Note) DXF file of this PCB is available.**

**Electrical characteristics (Using the matching circuit on page 9)**
**Output Power vs. Frequency**
 $V_{DS}=50V, I_{DS(DC)}=0.13A$   
 $PW=200\mu\text{sec.}, \text{Duty}=10\%$ 

**Output Power, Drain Efficiency vs. Input Power**
 $V_{DS}=50V, I_{DS(DC)}=0.13A$   
 $PW=200\mu\text{sec.}, \text{Duty}=10\%$ 

**Drain current, Gate Current vs. Input Power**
 $V_{DS}=50V, I_{DS(DC)}=0.13A$   
 $PW=200\mu\text{sec.}, \text{Duty}=10\%$ 

**Gain vs. Output Power**
 $V_{DS}=50V, I_{DS(DC)}=0.13A$   
 $PW=200\mu\text{sec.}, \text{Duty}=10\%$ 


■ Package Outline

**Case Style : M1H**  
**Metal-Ceramic Hermetic Package**



## For Safety, Observe the Following Procedures Environmental Management

- Do not put this product into the mouth.
- Do not alter the form of this product into a gas, powder, or liquid through burning, crushing, or chemical processing as these by-products are dangerous to the human body if inhaled, ingested, or swallowed.
- Respect all applicable laws of the country when discarding this product.  
This product must be disposed in accordance with methods specified by applicable hazardous waste procedures.

Any information, such as descriptions of a function and examples of application circuits, in this document are presented solely as a reference for the purpose to show examples of operations and uses of Sumitomo Electric semiconductor device(s); Sumitomo Electric does not warrant the proper operation of the device(s) with respect to its use based on such information. When the user develops equipment incorporating the device(s) based on such information, they must assume full responsibility arising out of using such information. Sumitomo Electric assumes no liability for any damages whatsoever arising out of the use of the information.

### **YOU HEREBY AGREE THAT BY PURCHASING THE SUMITOMO ELECTRIC GROUP PRODUCTS ("SEG PRODUCTS") DESCRIBED IN THIS DOCUMENT, YOU ARE DEEMED TO HAVE AGREED TO THE FOLLOWING:**

- **SEG PRODUCTS IMPLEMENTED IN YOUR MANUFACTURING PROCESS SHALL BE FULLY EVALUATED IN YOUR PRODUCT OR SYSTEM, AND YOU SHALL DETERMINE THE APPLICABILITY OF SEG PRODUCTS AT YOUR OWN RESPONSIBILITY.**
- **YOU SHALL BE RESPONSIBLE FOR ALL LOSSES, EXPENSES, OR DAMAGES RESULTING FROM ANY DEFECTS IN THE SEG PRODUCTS ARISING FROM YOUR HANDLING, ASSEMBLY AND IMPLEMENTATION PROCESS.**

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as a license for the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Sumitomo Electric or any third party nor does Sumitomo Electric warrant non-infringement of any third-party's intellectual property right or other right by using such information. Sumitomo Electric assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including, without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite). Please note that Sumitomo Electric will not be liable to the user and/or any third party for any claims or damages arising from the aforementioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of excessive current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization of the Japanese government will be required for export of those products from Japan.

<https://www.sedi.co.jp/>

### **ATTENTION**

Information in this document is subject to change without notice.